Sciweavers

2778 search results - page 266 / 556
» Reuse Technique in Hardware Design
Sort
View
DATE
1999
IEEE
73views Hardware» more  DATE 1999»
15 years 11 months ago
Channel-Based Behavioral Test Synthesis for Improved Module Reachability
We introduce a novel behavioral test synthesis methodology that attempts to increase module reachability, driven by powerful global design path analysis. Based on the notion of tr...
Yiorgos Makris, Alex Orailoglu
ISLPED
1996
ACM
101views Hardware» more  ISLPED 1996»
15 years 10 months ago
High-level power estimation
The growing demand for portable electronic devices has led to an increased emphasis on power consumption within the semiconductor industry. As a result, designers are now encourag...
Paul E. Landman
FPL
2006
Springer
219views Hardware» more  FPL 2006»
15 years 10 months ago
FPGA Implementations of the DES and Triple-DES Masked Against Power Analysis Attacks
This paper presents FPGA implementations of the DES and Triple-DES with improved security against power analysis attacks. The proposed designs use Boolean masking, a previously in...
François-Xavier Standaert, Gaël Rouvro...
DATE
2005
IEEE
131views Hardware» more  DATE 2005»
16 years 5 days ago
Unified Modeling of Complex Real-Time Control Systems
Complex real-time control system is a software dense and algorithms dense system, which needs modern software engineering techniques to design. UML is an object-oriented industria...
He Hai, Zhong Yi-fang, Cai Chi-lan
ICCAD
1998
IEEE
66views Hardware» more  ICCAD 1998»
15 years 10 months ago
Tight integration of combinational verification methods
Combinational verification is an important piece of most equivalence checking tools. In the recent past, many combinational verification algorithms have appeared in the literature...
Jerry R. Burch, Vigyan Singhal