2778 search results - page 263 / 556 » Reuse Technique in Hardware Design |
183
click to vote
DATE
2009
IEEE
15 years 10 months ago
2009
IEEE
Side channel attacks are known to be efficient techniques to retrieve secret data. In this context, this paper concerns the evaluation of the robustness of triple rail logic agains...
127
click to vote
ETS
2006
IEEE
15 years 10 months ago
2006
IEEE
This paper presents a new on-chip time measurement architecture which is based on the Timeto-Digital Conversion (TDC) method that is capable of achieving a timing resolution of te...
189
click to vote
ISSS
1997
IEEE
15 years 10 months ago
1997
IEEE
Embedded processor-based systems allow for the tailoring of the on-chip memory architecture based on application-specific requirements. We present an analytical strategy for explo...
150
click to vote
ISSS
1995
IEEE
15 years 10 months ago
1995
IEEE
Systems composed of microprocessors interacting with ASICs are necessarily multiple-process systems, since the controller in the microprocessor is separate from any controllers on...
158
click to vote
TC
2002
15 years 6 months ago
2002
Two architectures and VLSI implementations of the AES Proposal, Rijndael, are presented in this paper. These alternative architectures are operated both for encryption and decrypti...