Sciweavers

2778 search results - page 257 / 556
» Reuse Technique in Hardware Design
Sort
View
TAP
2008
Springer
144views Hardware» more  TAP 2008»
15 years 6 months ago
Integrating Verification and Testing of Object-Oriented Software
Formal methods can only gain widespread use in industrial software development if they are integrated into software development techniques, tools, and languages used in practice. A...
Christian Engel, Christoph Gladisch, Vladimir Kleb...
DATE
2010
IEEE
159views Hardware» more  DATE 2010»
15 years 11 months ago
A rapid prototyping system for error-resilient multi-processor systems-on-chip
—Static and dynamic variations, which have negative impact on the reliability of microelectronic systems, increase with smaller CMOS technology. Thus, further downscaling is only...
Matthias May, Norbert Wehn, Abdelmajid Bouajila, J...
DSD
2004
IEEE
129views Hardware» more  DSD 2004»
15 years 10 months ago
Functional Validation of Programmable Architectures
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...
Prabhat Mishra, Nikil D. Dutt
ICCD
1995
IEEE
83views Hardware» more  ICCD 1995»
15 years 10 months ago
Concurrent timing optimization of latch-based digital systems
Many design techniques have been proposed to optimize the performance of a digital system implemented in a given technology. Each of these techniques can be advantageous in partic...
Hong-Yean Hsieh, Wentai Liu, Ralph K. Cavin III, C...
ICCAD
2009
IEEE
118views Hardware» more  ICCAD 2009»
15 years 4 months ago
Memory organization and data layout for instruction set extensions with architecturally visible storage
Present application specific embedded systems tend to choose instruction set extensions (ISEs) based on limitations imposed by the available data bandwidth to custom functional un...
Panagiotis Athanasopoulos, Philip Brisk, Yusuf Leb...