2778 search results - page 220 / 556 » Reuse Technique in Hardware Design |
179
click to vote
FPGA
2005
ACM
16 years 18 hour ago
2005
ACM
FPGA-based designs are more susceptible to single-event upsets (SEUs) compared to ASIC designs. Soft error rate (SER) estimation is a crucial step in the design of soft error tole...
177
click to vote
CHI
2007
ACM
16 years 6 months ago
2007
ACM
Sensors are becoming increasingly important in interaction design. Authoring a sensor-based interaction comprises three steps: choosing and connecting the appropriate hardware, cr...
145
click to vote
ICCD
2004
IEEE
16 years 3 months ago
2004
IEEE
In this paper, we present an infrastructure IP core to facilitate on-chip clock jitter measurement. In the proposed approach, the clock signal under test is delayed by two differe...
116
click to vote
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
Yield and variability are becoming detractors for successful design in sub-90-nm process technologies. We consider the fundamental lithography and process issues that are driving ...
148
click to vote
ITC
2002
IEEE
15 years 11 months ago
2002
IEEE
This paper develops a novel approach for formally verifying both safety and liveness properties of designs using sequential ATPG tools. The properties are automatically mapped int...