Sciweavers

2778 search results - page 212 / 556
» Reuse Technique in Hardware Design
Sort
View
DDECS
2007
IEEE
143views Hardware» more  DDECS 2007»
16 years 25 days ago
Fault Injection and Simulation for Fault Tolerant Reconfigurable Duplex System
– The implementation and the fault simulation technique for the highly reliable digital design using two FPGAs under a processor control is presented. Two FPGAs are used for dupl...
Pavel Kubalík, Jirí Kvasnicka, Hana ...
ICCAD
1994
IEEE
74views Hardware» more  ICCAD 1994»
15 years 10 months ago
Non-scan design-for-testability of RT-level data paths
- This paper presents a non-scan design-for-testability technique applicable to register-transfer(RT) level data path circuits, which are usually very hard-to-test due to the prese...
Sujit Dey, Miodrag Potkonjak
DSD
2003
IEEE
97views Hardware» more  DSD 2003»
15 years 11 months ago
A Quadruple Precision and Dual Double Precision Floating-Point Multiplier
Double precision floating-point arithmetic is inadequate for many scientific computations. This paper presents the design of a quadruple precision floating-point multiplier tha...
Ahmet Akkas, Michael J. Schulte
PERVASIVE
2008
Springer
15 years 6 months ago
Microsearch: When Search Engines Meet Small Devices
Abstract. In this paper, we present Microsearch, a search system suitable for small devices used in ubiquitous computing environments. Akin to a desktop search engine, Microsearch ...
Chiu Chiang Tan, Bo Sheng, Haodong Wang, Qun Li
FDL
2003
IEEE
15 years 11 months ago
Using Symbolic Simulation for Bounded Property Checking
Assuring correctness of digital designs is one of the major tasks in the system design flow. Formal methods have been proposed to accompany commonly used simulation approaches. I...
Jürgen Ruf, Prakash Mohan Peranandam, Thomas ...