Sciweavers

2778 search results - page 209 / 556
» Reuse Technique in Hardware Design
Sort
View
MEMOCODE
2010
IEEE
15 years 4 months ago
A flexible schema for generating explanations in lazy theory propagation
Abstract--Theory propagation in Satisfiability Modulo Theories is crucial for the solver's performance. It is important, however, to pay particular care to the amount of deduc...
Roberto Bruttomesso, Edgar Pek, Natasha Sharygina
DAC
2000
ACM
16 years 7 months ago
Power minimization using control generated clocks
In this paper we describe an area efficient power minimization scheme "Control Generated ClockingI` that saves significant amounts of power in datapath registers and clock dr...
M. Srikanth Rao, S. K. Nandy
DATE
2000
IEEE
132views Hardware» more  DATE 2000»
15 years 11 months ago
Automatic Test Bench Generation for Validation of RT-Level Descriptions: An Industrial Experience
In current microprocessors and systems, an increasingly high silicon portion is derived through automatic synthesis, with designers working exclusively at the RT-level, and design...
Fulvio Corno, Matteo Sonza Reorda, Giovanni Squill...
DATE
2007
IEEE
143views Hardware» more  DATE 2007»
16 years 25 days ago
Portable multimedia SoC design: a global challenge
- The intrinsic capability brought by each new technology node opens the way to a broad range of system integration options and continuously enables new applications to be integrat...
Maurizio Paganini, Georg Kimmich, Stephane Ducrey,...
ASPDAC
2010
ACM
129views Hardware» more  ASPDAC 2010»
15 years 4 months ago
On signal tracing in post-silicon validation
It is increasingly difficult to guarantee the first silicon success for complex integrated circuit (IC) designs. Post-silicon validation has thus become an essential step in the I...
Qiang Xu, Xiao Liu