2778 search results - page 204 / 556 » Reuse Technique in Hardware Design |
157
click to vote
ISLPED
2007
ACM
15 years 8 months ago
2007
ACM
To address the productivity bottlenecks in power analysis and optimization of modern systems, we propose to treat power as a signal and leverage the rich set of signal processing ...
168
click to vote
IPPS
2006
IEEE
16 years 15 days ago
2006
IEEE
In reconfigurable systems, reconfiguration latency is a very important factor impact the system performance. In this paper, a framework is proposed that integrates the temporal pa...
152
click to vote
FPGA
2003
ACM
15 years 11 months ago
2003
ACM
This paper proposes a new high-level technique for designing fault tolerant systems in SRAM-based FPGAs, without modifications in the FPGA architecture. Traditionally, TMR has bee...
199
click to vote
ICASSP
2011
IEEE
14 years 10 months ago
2011
IEEE
Relays represent a promising approach to extend the cell coverage, combat the strong shadowing effects as well as guarantee the QoS in dense networks. Among the numerous existing ...
147
click to vote
SIGGRAPH
2000
ACM
15 years 10 months ago
2000
ACM
We present new techniques for interactive cinematic lighting design of complex scenes that use procedural shaders. Deep-framebuffers are used to store the geometric and optical in...