Sciweavers

2778 search results - page 203 / 556
» Reuse Technique in Hardware Design
Sort
View
SIGMETRICS
1994
ACM
113views Hardware» more  SIGMETRICS 1994»
15 years 10 months ago
Shade: A Fast Instruction-Set Simulator for Execution Profiling
Shade is an instruction-set simulator and custom trace generator. Application programs are executed and traced under the control of a user-supplied trace analyzer. To reduce commu...
Robert F. Cmelik, David Keppel
JCP
2007
154views more  JCP 2007»
15 years 6 months ago
Partially Reconfigurable Vector Processor for Embedded Applications
—Embedded systems normally involve a combination of hardware and software resources designed to perform dedicated tasks. Such systems have widely crept into industrial control, a...
Muhammad Z. Hasan, Sotirios G. Ziavras
FPGA
2005
ACM
156views FPGA» more  FPGA 2005»
15 years 12 months ago
Design of programmable interconnect for sublithographic programmable logic arrays
Sublithographic Programmable Logic Arrays can be interconnected and restored using nanoscale wires. Building on a hybrid of bottom-up assembly techniques supported by conventional...
André DeHon
FPGA
2010
ACM
191views FPGA» more  FPGA 2010»
16 years 29 days ago
Voter insertion algorithms for FPGA designs using triple modular redundancy
Triple Modular Redundancy (TMR) is a common reliability technique for mitigating single event upsets (SEUs) in FPGA designs operating in radiation environments. For FPGA systems t...
Jonathan M. Johnson, Michael J. Wirthlin
ICWN
2004
15 years 7 months ago
Energy-Efficient Graphical User Interface Design
Mobile computers, such as cell phones and personal digital assistants (PDAs), have dramatically increased in sophistication. At the same time, the desire of consumers for portabili...
Keith S. Vallerio, Lin Zhong, Niraj K. Jha