2778 search results - page 202 / 556 » Reuse Technique in Hardware Design |
165
click to vote
ISCAS
2007
IEEE
16 years 22 days ago
2007
IEEE
Abstract– This paper presents an improved topological algorithm for device-level analog placement with symmetry constraints. Based on the exploration of symmetric-feasible sequen...
156
click to vote
FPL
2005
Springer
15 years 12 months ago
2005
Springer
This paper presents a configuration memory architecture that offers fast FPGA reconfiguration. The underlying principle behind the design is the use of fine-grained partial rec...
125
click to vote
ICCAD
2004
IEEE
16 years 3 months ago
2004
IEEE
With the increase of design complexities and the decrease of minimal feature sizes, IP reuse is becoming a common practice while crosstalk is becoming a critical issue that must b...
213
click to vote
ACMMSP
2006
ACM
16 years 13 days ago
2006
ACM
Stencil-based kernels constitute the core of many scientific applications on block-structured grids. Unfortunately, these codes achieve a low fraction of peak performance, due pr...
159
click to vote
ICECCS
2005
IEEE
16 years 2 days ago
2005
IEEE
Live Sequence Charts (LSCs) are a broad extension to Message Sequence Charts (MSCs) to capture complex interobject communication rigorously. A tool support for LSCs, named PlayEng...