Sciweavers

2778 search results - page 201 / 556
» Reuse Technique in Hardware Design
Sort
View
FCCM
2005
IEEE
123views VLSI» more  FCCM 2005»
16 years 2 days ago
A Novel 2D Filter Design Methodology for Heterogeneous Devices
In many image processing applications, fast convolution of an image with a large 2D filter is required. Field Programable Gate Arrays (FPGAs) are often used to achieve this goal ...
Christos-Savvas Bouganis, George A. Constantinides...
ISCAS
2005
IEEE
167views Hardware» more  ISCAS 2005»
16 years 1 days ago
A novel 2D filter design methodology
Abstract— In many image processing applications, fast convolution of an image with a large 2D filter is required. Field Programable Gate Arrays (FPGAs) are often used to achieve...
Christos-Savvas Bouganis, George A. Constantinides...
ISCAS
2005
IEEE
137views Hardware» more  ISCAS 2005»
16 years 1 days ago
ESD protection design for I/O cells in sub-130-nm CMOS technology with embedded SCR structure
—This paper presents a new electrostatic discharge (ESD) protection design for input/output (I/O) cells with embedded silicon-controlled rectifier (SCR) structure as power-rail E...
Kun-Hsien Lin, Ming-Dou Ker
FPL
2004
Springer
98views Hardware» more  FPL 2004»
15 years 12 months ago
Power-Driven Design Partitioning
In order to enable efficient integration of FPGAs into cost effective and reliable high-performance systems as well potentially into low power mobile systems, their power efficienc...
Rajarshi Mukherjee, Seda Ogrenci Memik
ISCAS
2003
IEEE
135views Hardware» more  ISCAS 2003»
15 years 11 months ago
Formal verification of LTL formulas for SystemC designs
To handle today’s complexity, modern circuits and systems be specified at a high level of abstraction. Recently, SystemC has been proposed as a language that allows a fast on o...
Daniel Große, Rolf Drechsler