Sciweavers

2778 search results - page 200 / 556
» Reuse Technique in Hardware Design
Sort
View
ISCAS
1995
IEEE
102views Hardware» more  ISCAS 1995»
15 years 10 months ago
Log-Domain Filters Based on LC Ladder Synthesis
Abstract. A design method is proposed for the synthesis of linear, high-order, continuous-time filters using a unique translinear integrator circuit. Unlike previous attempts at i...
D. Perry, Gordon W. Roberts
FPL
2009
Springer
106views Hardware» more  FPL 2009»
15 years 9 months ago
An ASIC perspective on FPGA optimizations
In this paper we discuss how various design components perform in both FPGAs and standard cell based ASICs. We also investigate how various common FPGA optimizations will effect t...
Andreas Ehliar, Dake Liu
ASPDAC
2005
ACM
149views Hardware» more  ASPDAC 2005»
15 years 8 months ago
Leakage control in FPGA routing fabric
Abstract— As FPGA designs in 65nm are being explored, reducing leakage power becomes an important design issue. A significant portion of the FPGA leakage is expended in the unus...
Suresh Srinivasan, Aman Gayasen, Narayanan Vijaykr...
ISCAS
2006
IEEE
94views Hardware» more  ISCAS 2006»
16 years 14 days ago
Relaxed tree search MIMO signal detection algorithm design and VLSI implementation
Abstract— This paper presents an implementation-oriented breadthfirst tree search MIMO detector design solution. Techniques at algorithm and VLSI architecture levels are develop...
Sizhong Chen, Tong Zhang, M. Goel
ICCAD
2008
IEEE
98views Hardware» more  ICCAD 2008»
16 years 3 months ago
Performance optimization of elastic systems using buffer resizing and buffer insertion
Abstract—Buffer resizing and buffer insertion are two transformation techniques for the performance optimization of elastic systems. Different approaches for each technique have ...
Dmitry Bufistov, Jorge Júlvez, Jordi Cortad...