Sciweavers

2778 search results - page 199 / 556
» Reuse Technique in Hardware Design
Sort
View
ICSM
2008
IEEE
16 years 26 days ago
Traceability for the maintenance of secure software
Traceability links among different software engineering artifacts make explicit how a software system was implemented to accommodate its requirements. For secure and dependable so...
Yijun Yu, Jan Jürjens, John Mylopoulos
ICCD
2004
IEEE
71views Hardware» more  ICCD 2004»
16 years 3 months ago
On-Chip Transparent Wire Pipelining
Wire pipelining has been proposed as a viable mean to break the discrepancy between decreasing gate delays and increasing wire delays in deep-submicron technologies. Far from bein...
Mario R. Casu, Luca Macchiarulo
ISCAS
2002
IEEE
104views Hardware» more  ISCAS 2002»
15 years 11 months ago
High-speed add-compare-select units using locally self-resetting CMOS
This paper presents a new self-resetting CMOS design for an Add-Compare-Select (ACS) unit, which is a key building block in a Viterbi decoder. Static CMOS and two-phase domino CMO...
Gunok Jung, Jun Jin Kong, Gerald E. Sobelman, Kesh...
ISCAS
2002
IEEE
190views Hardware» more  ISCAS 2002»
15 years 11 months ago
Analysis and improvement of correlation-based watermarking methods for digital images
This paper aims to design robust correlation-based watermarking methods for images. We rst present a model of watermark embedding and extracting processes and carry out their ana...
Akio Miyazaki, Akihiro Okamoto
ASYNC
1999
IEEE
110views Hardware» more  ASYNC 1999»
15 years 10 months ago
Behavioral Transformations to Increase Noise Immunity in Asynchronous Specifications
Noise immunity is becomingone of the most important design parameters for deep-sub-micron (DSM) technologies. Asynchronous circuits seem to be a good candidate to alleviate the pr...
Alexander Taubin, Alex Kondratyev, Jordi Cortadell...