2778 search results - page 192 / 556 » Reuse Technique in Hardware Design |
146
click to vote
DATE
2008
IEEE
16 years 27 days ago
2008
IEEE
In sub-90nm process technology it becomes harder to control the fabrication process, which in turn causes variations between the design-time parameters and the fabricated paramete...
194
click to vote
MSE
2002
IEEE
15 years 11 months ago
2002
IEEE
This paper presents the study of running several core multimedia applications on a simultaneous multithreading (SMT) architecture and derives design principles for multimedia soft...
132
click to vote
FCCM
1999
IEEE
15 years 10 months ago
1999
IEEE
This paper presents a method, called multiple constant multiplier trees MCMTs, for producing optimized recon gurable hardware implementations of vector products. An algorithm for ...
150
click to vote
DATE
2009
IEEE
15 years 10 months ago
2009
IEEE
Traditional digital circuit synthesis flows start from an HDL behavioral definition and assume that circuit functions are almost completely defined, making don't-care conditio...
204
click to vote
JPDC
2006
15 years 6 months ago
2006
Irregular parallel algorithms pose a significant challenge for achieving high performance because of the difficulty predicting memory access patterns or execution paths. Within an...