Sciweavers

2778 search results - page 189 / 556
» Reuse Technique in Hardware Design
Sort
View
CW
2005
IEEE
16 years 1 days ago
Designing Interfaces for art applications
Imagination and creativity have always marked the path in the world of aesthetics; artists, designers and other creative individuals have found in the realm of computers a new can...
Marissa Díaz Pier, Isaac Rudomín Gol...
DATE
2005
IEEE
128views Hardware» more  DATE 2005»
16 years 1 days ago
On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs
Triple Modular Redundancy (TMR) is a suitable fault tolerant technique for SRAM-based FPGA. However, one of the main challenges in achieving 100% robustness in designs protected b...
Fernanda Lima Kastensmidt, Luca Sterpone, Luigi Ca...
SIGMETRICS
2008
ACM
131views Hardware» more  SIGMETRICS 2008»
15 years 6 months ago
On the design of hybrid peer-to-peer systems
In this paper, we consider hybrid peer-to-peer systems where users form an unstructured peer-to-peer network with the purpose of assisting a server in the distribution of data. We...
Stratis Ioannidis, Peter Marbach
FPL
2003
Springer
109views Hardware» more  FPL 2003»
15 years 11 months ago
Globally Asynchronous Locally Synchronous FPGA Architectures
Abstract. Globally Asynchronous Locally Synchronous (GALS) Systems have provoked renewed interest over recent years as they have the potential to combine the benefits of asynchron...
Andrew Royal, Peter Y. K. Cheung
ICCAD
2005
IEEE
108views Hardware» more  ICCAD 2005»
16 years 3 months ago
A routing algorithm for flip-chip design
— The flip-chip package gives the highest chip density of any packaging method to support the pad-limited Application-Specific Integrated Circuit (ASIC) designs. In this paper,...
Jia-Wei Fang, I-Jye Lin, Ping-Hung Yuh, Yao-Wen Ch...