Sciweavers

2778 search results - page 173 / 556
» Reuse Technique in Hardware Design
Sort
View
ISCAS
2007
IEEE
90views Hardware» more  ISCAS 2007»
16 years 21 days ago
Leakage-Aware Design of Nanometer SoC
– In the sub-65 nm CMOS technologies, subthreshold and gate dielectric leakage currents need to be simultaneously suppressed for effective energy reduction. New low-leakage circu...
Volkan Kursun, Sherif A. Tawfik, Zhiyu Liu
ISPD
2012
ACM
289views Hardware» more  ISPD 2012»
14 years 2 months ago
Keep it straight: teaching placement how to better handle designs with datapaths
As technology scales and frequency increases, a new design style is emerging, referred to as hybrid designs, which contain a mixture of random logic and datapath standard cell com...
Samuel I. Ward, Myung-Chul Kim, Natarajan Viswanat...
MEMOCODE
2007
IEEE
16 years 21 days ago
MEMOCODE 2007 Co-Design Contest
New to the 2007 MEMOCODE conference is the HW/SW Co-Design Contest. Members of the technical and steering committees from MEMOCODE 2006 thought that the co-design practice is dist...
Forrest Brewer, James C. Hoe
DDECS
2008
IEEE
104views Hardware» more  DDECS 2008»
16 years 26 days ago
Temperature-Aware Task Mapping for Energy Optimization with Dynamic Voltage Scaling
—Temperature has become an important issue in nowadays MPSoCs design due to the ever increasing power densities and huge energy consumption. This paper proposes a temperature-awa...
Min Bao, Alexandru Andrei, Petru Eles, Zebo Peng
ICCAD
2005
IEEE
131views Hardware» more  ICCAD 2005»
16 years 3 months ago
Code restructuring for improving cache performance of MPSoCs
— One of the critical goals in code optimization for MPSoC architectures is to minimize the number of off-chip memory accesses. This is because such accesses can be extremely cos...
Guilin Chen, Mahmut T. Kandemir