2778 search results - page 172 / 556 » Reuse Technique in Hardware Design |
296
click to vote
POPL
2007
ACM
16 years 6 months ago
2007
ACM
We propose a new technique for hardware synthesis from higherorder functional languages with imperative features based on Reynolds's Syntactic Control of Interference. The re...
171
click to vote
JUCS
2010
15 years 4 months ago
2010
: Assigning one (more) shared resource(s) to several requesters is a function of arbiters (allocators). This class of decision-making modules can be implemented in a number of ways...
128
click to vote
EUROMICRO
2005
IEEE
16 years 22 hour ago
2005
IEEE
This paper reports on the development of QoSOnt: an ontology for Quality of Service (QoS). Particular focus is given to its application in the field of service-centric systems. Qo...
165
click to vote
IEEEPACT
2009
IEEE
15 years 4 months ago
2009
IEEE
Efficiently using the hardware capabilities of the Cell processor, a heterogeneous chip multiprocessor that uses several levels of parallelism to deliver high performance, and bei...
156
click to vote
ISLPED
2005
ACM
15 years 12 months ago
2005
ACM
This paper proposes a non-uniform cache architecture for reducing the power consumption of memory systems. The nonuniform cache allows having different associativity values (i.e.,...