Sciweavers

2778 search results - page 127 / 556
» Reuse Technique in Hardware Design
Sort
View
ISLPED
2003
ACM
90views Hardware» more  ISLPED 2003»
15 years 11 months ago
Low cost instruction cache designs for tag comparison elimination
Tag comparison elimination (TCE) is an effective approach to reduce I-cache energy. Current research focuses on finding good tradeoffs between hardware cost and percentage of comp...
Youtao Zhang, Jun Yang 0002
ISCAS
1995
IEEE
75views Hardware» more  ISCAS 1995»
15 years 10 months ago
A Multi-Feedback Design for LC Bandpass Delta-Sigma Modulators
A new technique for designing an LC bandpass DeltaSigma modulator is presented. This method is based on pulse shaping of a DAC output signal such that one can realize a desired (a...
Omid Shoaei, W. Martin Snelgrove
ICCD
2000
IEEE
79views Hardware» more  ICCD 2000»
16 years 3 months ago
Efficient Logic Optimization Using Regularity Extraction
This paper presents a new method to extract functionally equivalent structures from logic netlists. It uses a fast functional regularity extraction algorithm based on structural e...
Thomas Kutzschebauch
MSE
1999
IEEE
118views Hardware» more  MSE 1999»
15 years 10 months ago
Training IP Creators and Integrators
Intellectual property IP blocks are being created for reuse and marketed as a means of reducing the development time of complex designs. This in turn leads to a reduction in time ...
Donald W. Bouldin, Senthil Natarajan, Benjamin A. ...
DATE
2003
IEEE
122views Hardware» more  DATE 2003»
15 years 11 months ago
A General Framework for Analysing System Properties in Platform-Based Embedded System Designs
We present a framework (Real-Time Calculus) for analysing various system properties pertaining to timing analysis, loads on various components and on-chip buffer memory requiremen...
Samarjit Chakraborty, Simon Künzli, Lothar Th...