Sciweavers

2778 search results - page 109 / 556
» Reuse Technique in Hardware Design
Sort
View
ARC
2010
Springer
167views Hardware» more  ARC 2010»
15 years 9 months ago
Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures
Coarse Grained Reconfigurable Array (CGRA) architectures give high throughput and data reuse for regular algorithms while providing flexibility to execute multiple algorithms on th...
Kunjan Patel, Chris J. Bleakley
MACOM
2010
15 years 4 months ago
Quality of Service Oriented Analysis of Cross-Layer Design in Wireless Ad Hoc Networks
Abstract. In wireless ad hoc networks, cross-layer design aims at reducing multiple access interference and thus obtaining a higher spatial reuse. In order to identify the most sui...
Ulrike Korger, Christian Hartmann, Katsutoshi Kusu...
ISQED
2006
IEEE
109views Hardware» more  ISQED 2006»
16 years 9 days ago
Dual-K Versus Dual-T Technique for Gate Leakage Reduction : A Comparative Perspective
As a result of aggressive technology scaling, gate leakage (gate oxide direct tunneling) has become a major component of total power dissipation. Use of dielectrics of higher perm...
Saraju P. Mohanty, Ramakrishna Velagapudi, Elias K...
ISLPED
1997
ACM
116views Hardware» more  ISLPED 1997»
15 years 10 months ago
Power reduction techniques for a spread spectrum based correlator
This paper presents the design of a low power spread spectrum correlator. We look at two major approaches and evaluate the best alternative for power reduction. We first consider...
David Garrett, Mircea R. Stan
TCSV
2008
129views more  TCSV 2008»
15 years 6 months ago
Efficient Architecture Design of Motion-Compensated Temporal Filtering/Motion Compensated Prediction Engine
Since motion-compensated temporal filtering (MCTF) becomes an important temporal prediction scheme in video coding algorithms, this paper presents an efficient temporal prediction ...
Yi-Hau Chen, Chih-Chi Cheng, Tzu-Der Chuang, Ching...