Sciweavers

2778 search results - page 101 / 556
» Reuse Technique in Hardware Design
Sort
View
DATE
2008
IEEE
116views Hardware» more  DATE 2008»
16 years 20 days ago
Fast Analog Circuit Synthesis Using Sensitivity Based Near Neighbor Searches
We present an efficient analog synthesis algorithm employing regression models of circuit matrices. Circuit matrix models achieve accurate and speedy synthesis of analog circuits...
Almitra Pradhan, Ranga Vemuri
ASPDAC
1995
ACM
127views Hardware» more  ASPDAC 1995»
15 years 9 months ago
Reclocking for high-level synthesis
In this paper we describe, a powerful post-synthesis approach called reclocking, for performance improvement by minimizing the total execution time. By back annotating the wire del...
Pradip K. Jha, Nikil D. Dutt, Sri Parameswaran
DATE
2003
IEEE
152views Hardware» more  DATE 2003»
15 years 11 months ago
Bluetooth Transceiver Design with VHDL-AMS
This paper describes the design challenges of BlueTraCTM , a low-cost, low-power radio transceiver and the usage of mixed-signal/mixed-mode techniques and behavioral modeling with...
Rami Ahola, Daniel Wallner, Marius Sida
ISCAS
1994
IEEE
119views Hardware» more  ISCAS 1994»
15 years 10 months ago
Fast Design Algorithms for FIR Notch Filters
Based on symmetry of the maximally flat frequency response of a FIR notch filter the new design procedure is developed. The closed form solution provides direct computation of the...
Miroslav Vlcek, Ladislav Jires
ISCAS
1995
IEEE
77views Hardware» more  ISCAS 1995»
15 years 9 months ago
Exploration of Area and Performance Optimized Datapath Design Using Realistic Cost Metrics
We present a novel technique for datapath allocation, which incorporates interconnection area and delay estimates based on dynamic oorplanning. In this approach, datapath area is ...
Kyumyung Choi, Steven P. Levitan