6147 search results - page 1159 / 1230 » Requirements, Architectures and Risks |
165
click to vote
MICRO
2006
IEEE
16 years 11 days ago
2006
IEEE
As the industry moves toward larger-scale chip multiprocessors, the need to parallelize applications grows. High inter-thread communication delays, exacerbated by over-stressed hi...
150
click to vote
MICRO
2006
IEEE
16 years 11 days ago
2006
IEEE
To protect processor logic from soft errors, multicore redundant architectures execute two copies of a program on separate cores of a chip multiprocessor (CMP). Maintaining identi...
136
click to vote
MICRO
2006
IEEE
16 years 11 days ago
2006
IEEE
Recently-proposed processor microarchitectures for high Memory Level Parallelism (MLP) promise substantial performance gains. Unfortunately, current cache hierarchies have Miss-Ha...
177
click to vote
SBACPAD
2006
IEEE
16 years 11 days ago
2006
IEEE
Neural-inspired branch predictors achieve very low branch misprediction rates. However, previously proposed implementations have a variety of characteristics that make them challe...
157
click to vote
ANCS
2006
ACM
16 years 10 days ago
2006
ACM
Buffered crossbar switches are a special type of crossbar switches. In such a switch, besides normal input queues and output queues, a small buffer is associated with each crosspo...