Sciweavers

    174 search results - page 14 / 35
    » Reliability-Centric High-Level Synthesis
    Sort
    View
    FDL
    2007
    IEEE
    165views Natural Language Processing» more  FDL 2007»
    Automatic High Level Assertion Generation and Synthesis for Embedded System Design
    16 years 6 days ago
    Automatic High Level Assertion Generation and Synthesis for Embedded System Design
    Download  lyle.smu.edu
    SystemVerilog encapsulates both design description and verification properties in one language and provides a unified environment for engineers who have the formidable challenge o...
    Lun Li, Frank P. Coyle, Mitchell A. Thornton
    claim paper
    Read More »
    IPPS
    2007
    IEEE
    115views Distributed And Parallel Com...» more  IPPS 2007»
    High-Level Synthesis of HW Tasks Targeting Run-Time Reconfigurable FPGAs
    16 years 5 days ago
    High-Level Synthesis of HW Tasks Targeting Run-Time Reconfigurable FPGAs
    Download  www.cecs.uci.edu
    Maik Boden, Thomas Fiebig, Torsten Meibner, Steffe...
    claim paper
    Read More »
    DATE
    2005
    IEEE
    100views Hardware» more  DATE 2005»
    Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis
    15 years 11 months ago
    Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis
    Download  hal.archives-ouvertes.fr
    Rafael Ruiz-Sautua, María C. Molina, Jos&ea...
    claim paper
    Read More »
    163
    Voted
    DATE
    2002
    IEEE
    105views Hardware» more  DATE 2002»
    Power-Manageable Scheduling Technique for Control Dominated High-Level Synthesis
    15 years 11 months ago
    Power-Manageable Scheduling Technique for Control Dominated High-Level Synthesis
    Download  www.date-conference.com
    Optimizing power consumption at high-level is a critical step towards power-efficient digital system designs. This paper addresses the power management problem by scheduling a giv...
    Chunhong Chen, Majid Sarrafzadeh
    claim paper
    Read More »
    133
    Voted
    ASAP
    2000
    IEEE
    96views Hardware» more  ASAP 2000»
    High-Level Synthesis of Nonprogrammable Hardware Accelerators
    15 years 10 months ago
    High-Level Synthesis of Nonprogrammable Hardware Accelerators
    Download  www.hpl.hp.com
    Robert Schreiber, Shail Aditya, B. Ramakrishna Rau...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.