6568 search results - page 974 / 1314 » Reducing the Complexity of Reductions |
154
click to vote
GTTSE
2007
Springer
16 years 29 days ago
2007
Springer
With the increase of amount of transistors which can be contained on a chip and the constant expectation for more sophisticated applications, the design of Systems-on-Chip (SoC) is...
213
click to vote
LCTRTS
2007
Springer
16 years 28 days ago
2007
Springer
Set-associative caches are traditionally managed using hardwarebased lookup and replacement schemes that have high energy overheads. Ideally, the caching strategy should be tailor...
167
click to vote
CODES
2006
IEEE
16 years 26 days ago
2006
IEEE
When designing a System-on-Chip (SoC) using a Networkon-Chip (NoC), silicon area and power consumption are two key elements to optimize. A dominant part of the NoC area and power ...
169
click to vote
IJCNN
2006
IEEE
16 years 25 days ago
2006
IEEE
Abstract— Making inferences and choosing appropriate responses based on incomplete, uncertainty and noisy data is challenging in financial settings particularly in bankruptcy de...
172
Voted
ISSTA
2006
ACM
16 years 23 days ago
2006
ACM
Software product line modeling has received a great deal of attention for its potential in fostering reuse of software artifacts across development phases. Research on the testing...