Sciweavers

6568 search results - page 130 / 1314
» Reducing the Complexity of Reductions
Sort
View
NCA
2006
IEEE
16 years 15 days ago
Full QoS Support with 2 VCs for Single-chip Switches
Current interconnection standards providing hardware support for quality of service (QoS) consider up to 16 virtual channels (VCs) for this purpose. However, most implementations ...
Alejandro Martínez, Francisco José A...
TARK
2005
Springer
15 years 12 months ago
Semantics for multi-agent only knowing: extended abstract
s for Multi-Agent Only Knowing (extended abstract) Arild Waaler1,2 and Bjørnar Solhaug3,4 1 Finnmark College, Norway 2 Dep. of Informatics, University of Oslo, Norway 3 SINTEF ICT...
Arild Waaler, Bjørnar Solhaug
GD
2009
Springer
15 years 11 months ago
Semi-bipartite Graph Visualization for Gene Ontology Networks
Abstract. In this paper we propose three layout algorithms for semibipartite graphs—bipartite graphs with edges in one partition—that emerge from microarray experiment analysis...
Kai Xu 0003, Rohan Williams, Seok-Hee Hong, Qing L...
ISLPED
1998
ACM
78views Hardware» more  ISLPED 1998»
15 years 10 months ago
Power-delay tradeoffs for radix-4 and radix-8 dividers
The use of higher radices in division reduces the number of iterations to complete the operation, but increases the complexity of the circuit. In this paper we explore the in uenc...
Alberto Nannarelli, Tomás Lang
DATE
2004
IEEE
157views Hardware» more  DATE 2004»
15 years 10 months ago
Hierarchical Modeling and Simulation of Large Analog Circuits
This paper proposes a new hierarchical circuit modeling and simulation technique in s-domain for linear analog circuits. The new algorithm can perform circuit complexity reduction...
Sheldon X.-D. Tan, Zhenyu Qi, Hang Li