6568 search results - page 121 / 1314 » Reducing the Complexity of Reductions |
137
click to vote
ASPDAC
2005
ACM
15 years 8 months ago
2005
ACM
We extend an existing probabilistic congestion model to consider shielding for crosstalk reduction. We then develop a multilevel router to study the impact of various congestion m...
159
click to vote
DAC
2006
ACM
16 years 7 months ago
2006
ACM
Increasing source voltage (Source-Biasing) is an efficient technique for reducing gate and sub-threshold leakage of SRAM arrays. However, due to process variation, a higher source...
157
click to vote
ISCAS
2005
IEEE
16 years 1 days ago
2005
IEEE
Inductance effects of on-chip interconnects have become more and more significant in today’s high-speed digital circuits, especially for global interconnects such as signal buse...
165
click to vote
ISLPED
2005
ACM
16 years 1 days ago
2005
ACM
Temperature is becoming a first rate design criterion in ASICs due to its negative impact on leakage power, reliability, performance, and packaging cost. Incorporating awareness o...
163
click to vote
ISLPED
2007
ACM
15 years 8 months ago
2007
ACM
We present a novel detailed placement technique that accounts for systematic through-pitch variations to reduce leakage. Leakage depends nearly exponentially on linewidth (gate le...