Sciweavers

6568 search results - page 1200 / 1314
» Reducing the Complexity of Reductions
Sort
View
DATE
2006
IEEE
114views Hardware» more  DATE 2006»
16 years 14 days ago
COSMECA: application specific co-synthesis of memory and communication architectures for MPSoC
Memory and communication architectures have a significant impact on the cost, performance, and time-to-market of complex multi-processor system-on-chip (MPSoC) designs. The memory...
Sudeep Pasricha, Nikil D. Dutt
INFOCOM
2006
IEEE
16 years 13 days ago
Stable Scheduling Policies for Maximizing Throughput in Generalized Constrained Queueing Systems
We consider a class of queueing networks referred to as “generalized constrained queueing networks” which form the basis of several different communication networks and inform...
Prasanna Chaporkar, Saswati Sarkar
LICS
2006
IEEE
16 years 12 days ago
On Model-Checking Trees Generated by Higher-Order Recursion Schemes
We prove that the modal mu-calculus model-checking problem for (ranked and ordered) node-labelled trees that are generated by order-n recursion schemes (whether safe or not, and w...
C.-H. Luke Ong
WECWIS
2006
IEEE
151views ECommerce» more  WECWIS 2006»
16 years 12 days ago
Registering UMM Business Collaboration Models in an ebXML Registry
UN/CEFACT’s modeling methodology (UMM) is used to develop global choreographies of inter-organizational business processes. UMM models should be publically available in order to...
Birgit Hofreiter, Christian Huemer, Marco Zapletal
ASPLOS
2006
ACM
16 years 11 days ago
Introspective 3D chips
While the number of transistors on a chip increases exponentially over time, the productivity that can be realized from these systems has not kept pace. To deal with the complexit...
Shashidhar Mysore, Banit Agrawal, Navin Srivastava...
« Prev « First page 1200 / 1314 Last » Next »