6568 search results - page 106 / 1314 » Reducing the Complexity of Reductions |
142
click to vote
ISVLSI
2008
IEEE
16 years 25 days ago
2008
IEEE
With the advent of nanometer technologies, the design size of integrated circuits is getting larger and the operation speed is getting faster. As a consequence, test cost is becom...
147
click to vote
IPPS
2003
IEEE
15 years 11 months ago
2003
IEEE
While prefetch has proven itself useful for reducing cache misses in multiprocessors, traffic is often increased due to extra unused prefetch data. Prefetching in multiprocessors...
179
click to vote
SIMPRA
1998
15 years 6 months ago
1998
Parallel discrete event simulation is a useful technique to improve performance of sequential discrete event simulation. We consider the Time Warp algorithm for asynchronous distr...
162
click to vote
ICSE
2008
IEEE-ACM
16 years 7 months ago
2008
IEEE-ACM
Fault-localization techniques that utilize information about all test cases in a test suite have been presented. These techniques use various approaches to identify the likely fau...
150
click to vote
ICIP
2006
IEEE
16 years 8 months ago
2006
IEEE
Vector representation of binary images has an advantage of keeping high image quality for arbitrary scaling as well as editing capability of an object. However, the vector represe...