Sciweavers

3702 search results - page 300 / 741
» Reducing Misclassification Costs
Sort
View
ICSE
2003
IEEE-ACM
15 years 12 months ago
Data Flow Testing as Model Checking
This paper presents a model checking-based approach to data flow testing. We characterize data flow oriented coverage criteria in temporal logic such that the problem of test ge...
Hyoung Seok Hong, Sung Deok Cha, Insup Lee, Oleg S...
DSD
2002
IEEE
102views Hardware» more  DSD 2002»
15 years 11 months ago
Formal Verification of a DSP Chip Using an Iterative Approach
In this paper we describe a methodology for the formal verification of a DSP chip using the HOL theorem prover. We used an iterative method to specify both the behavioral and stru...
Ali Habibi, Sofiène Tahar, Adel Ghazel
ICNP
2002
IEEE
15 years 11 months ago
Attacking DDoS at the Source
Distributed denial-of-service (DDoS) attacks present an Internet-wide threat. We propose D-WARD, a DDoS defense system deployed at source-end networks that autonomously detects an...
Jelena Mirkovic, Gregory Prier, Peter L. Reiher
ICPR
2002
IEEE
15 years 11 months ago
A Fast Narrow Band Method and Its Application in Topology-Adaptive 3-D Modeling
We present a new fast method of modeling 3-D objects of arbitrary topology. The Level Set Methods have been used by many researchers to recover 3-D shapes of arbitrary topology. H...
Shuntaro Yui, Kenji Hara, Hongbin Zha, Tsutomu Has...
195
Voted
ITCC
2002
IEEE
15 years 11 months ago
FSM Implementation in Embedded Memory Blocks of Programmable Logic Devices Using Functional Decomposition
: Since modern programmable devices contain embedded memory blocks, there exists a possibility to implement Finite State Machines (FSM) using such blocks. The size of the memory av...
Henry Selvaraj, Mariusz Rawski, Tadeusz Luba