Sciweavers

3702 search results - page 287 / 741
» Reducing Misclassification Costs
Sort
View
DATE
2005
IEEE
119views Hardware» more  DATE 2005»
16 years 7 days ago
On-Chip Test Infrastructure Design for Optimal Multi-Site Testing of System Chips
Multi-site testing is a popular and effective way to increase test throughput and reduce test costs. We present a test throughput model, in which we focus on wafer testing, and co...
Sandeep Kumar Goel, Erik Jan Marinissen
DATE
2005
IEEE
125views Hardware» more  DATE 2005»
16 years 7 days ago
Thermal-Aware Task Allocation and Scheduling for Embedded Systems
Temperature affects not only the reliability but also the performance, power, and cost of the embedded system. This paper proposes a thermal-aware task allocation and scheduling a...
Wei-Lun Hung, Yuan Xie, Narayanan Vijaykrishnan, M...
DATE
2005
IEEE
122views Hardware» more  DATE 2005»
16 years 7 days ago
Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization
Coarse-grained reconfigurable architectures aim to achieve both goals of high performance and flexibility. However, existing reconfigurable array architectures require many resour...
Yoonjin Kim, Mary Kiemb, Chulsoo Park, Jinyong Jun...
FDL
2005
IEEE
16 years 7 days ago
Automatic synthesis of the Hardware/Software Interface
Although Moore’s Law enables a huge number of components to be integrated into a single chip, design methods that will allow system architects to put the components together to ...
Francesco Regazzoni, André C. Nácul,...
HICSS
2005
IEEE
178views Biometrics» more  HICSS 2005»
16 years 7 days ago
The Entity Container - An Object-Oriented and Model-Driven Persistency Cache
Data persistency is a fundamental, but complex aspect of a modern software development process. Therefore, in order to reduce development costs and improve a system’s quality, s...
Gernot Schmoelzer, Stefan Mitterdorfer, Christian ...