Sciweavers

3702 search results - page 122 / 741
» Reducing Misclassification Costs
Sort
View
WORDS
2003
IEEE
15 years 11 months ago
Scalable Online Feasibility Tests for Admission Control in a Java Real-Time System
In the Komodo project a real-time Java system based on a multithreaded Java microcontroller has been developed. A main scheduling policy realized by hardware in the microcontroller...
Uwe Brinkschulte
DIGITALCITIES
2001
Springer
15 years 11 months ago
Regularities in the Formation and Evolution of Information Cities
In the real world, cities exist because of external economies associated with the geographic concentration of firms within a city. Of course, such a geographic proximity with input...
Stelios Lelis, Petros Kavassalis, Jakka Sairamesh,...
VTS
1999
IEEE
66views Hardware» more  VTS 1999»
15 years 10 months ago
A New Bare Die Test Methodology
1 While multichip module technology has been developed for high performance IC applications, the technology is not widely adopted due to economical reasons. One of the reasons that...
Zao Yang, K.-T. Cheng, K. L. Tai
DDECS
2009
IEEE
149views Hardware» more  DDECS 2009»
15 years 10 months ago
Physical design oriented DRAM Neighborhood Pattern Sensitive Fault testing
Although the Neighborhood Pattern Sensitive Fault (NPSF) model is recognized as a high quality fault model for memory arrays, the excessive test application time cost associated wi...
Yiorgos Sfikas, Yiorgos Tsiatouhas
ITC
1991
IEEE
86views Hardware» more  ITC 1991»
15 years 10 months ago
Test Pattern Generation for Realistic Bridge Faults in CMOS ICs
Two approaches have been used to balance the cost of generating e ective tests for ICs and the need to increase the ICs' quality level. The rst approach favorsusing high-leve...
F. Joel Ferguson, Tracy Larrabee