6666 search results - page 13 / 1334 » Reconfigurable Computing for High Performance Networking App... |
166
click to vote
FPGA
2000
ACM
15 years 9 months ago
2000
ACM
A considerable portion of a chip is dedicated to a cache memory in a modern microprocessor chip. However, some applications may not actively need all the cache storage, especially...
150
click to vote
SC
2005
ACM
15 years 11 months ago
2005
ACM
The interconnect plays a key role in both the cost and performance of large-scale HPC systems. The cost of future high-bandwidth electronic interconnects is expected to increase d...
145
click to vote
CF
2004
ACM
15 years 11 months ago
2004
ACM
We introduce MaRS, a reconfigurable, parallel computing engine with special emphasis on scalability, lending itself to the computation-/data-intensive multimedia data processing a...
145
click to vote
SC
2000
ACM
15 years 10 months ago
2000
ACM
Distributed computational grids depend on TCP to ensure reliable end-to-end communication between nodes across the wide-area network (WAN). Unfortunately, TCP performance can be a...
152
click to vote
HPDC
1997
IEEE
15 years 10 months ago
1997
IEEE
We describe a software infrastructure designed to support the development of applications that use high-speed networks to connect geographically distributed supercomputers, databa...