6666 search results - page 1241 / 1334 » Reconfigurable Computing for High Performance Networking App... |
156
click to vote
FCCM
2003
IEEE
15 years 11 months ago
2003
IEEE
Hardware simulation of channel codes offers the potential of improving code evaluation speed by orders of magnitude over workstation- or PC-based simulation. We describe a hardwar...
187
click to vote
HPDC
2000
IEEE
15 years 10 months ago
2000
IEEE
The BaBar experiment at the Stanford Linear Accelerator Center (SLAC) is designed to perform a high precision investigation of the decays of the B-meson produced from electron-pos...
161
click to vote
SIGGRAPH
2000
ACM
15 years 10 months ago
2000
ACM
We present the WarpEngine, an architecture designed for realtime image-based rendering of natural scenes from arbitrary viewpoints. The modeling primitives are real-world images w...
200
click to vote
ICPP
1999
IEEE
15 years 10 months ago
1999
IEEE
The probability of failures in software distributed shared memory (SDSM) increases as the system size grows. This paper introduces a new, efficient message logging technique, call...
163
click to vote
ISLPED
2004
ACM
15 years 11 months ago
2004
ACM
Microprocessor designers use techniques such as clock gating to reduce power dissipation. An unfortunate side-effect of these techniques is the processor current fluctuations th...