Sciweavers

8501 search results - page 1269 / 1701
» Reactive process networks
Sort
View
SPAA
2000
ACM
15 years 10 months ago
Compact, multilayer layout for butterfly fat-tree
Modern VLSI processing supports a two-dimensional surface for active devices along with multiple stacked layers of interconnect. With the advent of planarization, the number of la...
André DeHon
SIGCOMM
1995
ACM
15 years 10 months ago
Performance Analysis of MD5
MD5 is an authentication algorithm proposed as the required implementation of the authentication option in IPv6. This paper presents an analysis of the speed at which MD5 can be i...
Joseph D. Touch
AAAI
2007
15 years 9 months ago
A Connectionist Cognitive Model for Temporal Synchronisation and Learning
The importance of the efforts towards integrating the symbolic and connectionist paradigms of artificial intelligence has been widely recognised. Integration may lead to more e...
Luís C. Lamb, Rafael V. Borges, Artur S. d'...
NSDI
2007
15 years 9 months ago
WiDS Checker: Combating Bugs in Distributed Systems
Despite many efforts, the predominant practice of debugging a distributed system is still printf-based log mining, which is both tedious and error-prone. In this paper, we present...
Xuezheng Liu, Wei Lin, Aimin Pan, Zheng Zhang
USENIX
2008
15 years 9 months ago
Context-Aware Prefetching at the Storage Server
In many of today's applications, access to storage constitutes the major cost of processing a user request. Data prefetching has been used to alleviate the storage access lat...
Gokul Soundararajan, Madalin Mihailescu, Cristiana...
« Prev « First page 1269 / 1701 Last » Next »