Sciweavers

1645 search results - page 171 / 329
» Rationale-Based Use Case Specification
Sort
View
COOPIS
2004
IEEE
15 years 10 months ago
TRAP/J: Transparent Generation of Adaptable Java Programs
This paper describes TRAP/J, a software tool that enables new adaptable behavior to be added to existing Java applications transparently (that is, without modifying the application...
Seyed Masoud Sadjadi, Philip K. McKinley, Betty H....
EUROPAR
2006
Springer
15 years 10 months ago
PAM-SoC: A Toolchain for Predicting MPSoC Performance
In the past, research on Multiprocessor Systems-on-Chip (MPSoC) has focused mainly on increasing the available processing power on a chip, while less effort was put into specific s...
Ana Lucia Varbanescu, Henk J. Sips, Arjan J. C. va...
EUROPAR
2000
Springer
15 years 10 months ago
Ahnentafel Indexing into Morton-Ordered Arrays, or Matrix Locality for Free
Abstract. Definitions for the uniform representation of d-dimensional matrices serially in Morton-order (or Z-order) support both their use with cartesian indices, and their divide...
David S. Wise
EDBTW
2010
Springer
15 years 9 months ago
Flexible Dataspace Management Through Model Management
The vision of dataspaces has been articulated as providing various of the benefits of classical data integration but with reduced up-front costs, which, combined with opportunitie...
Cornelia Hedeler, Khalid Belhajjame, Lu Mao, Norma...
FPGA
2008
ACM
129views FPGA» more  FPGA 2008»
15 years 8 months ago
Efficient ASIP design for configurable processors with fine-grained resource sharing
Application-Specific Instruction-set Processors (ASIP) can improve execution speed by using custom instructions. Several ASIP design automation flows have been proposed recently. ...
Quang Dinh, Deming Chen, Martin D. F. Wong