Sciweavers

3719 search results - page 580 / 744
» RACER System Description
Sort
View
FPGA
1997
ACM
118views FPGA» more  FPGA 1997»
15 years 10 months ago
Module Generation of Complex Macros for Logic-Emulation Applications
Logic emulation is a technique that uses dynamically reprogrammable systems for prototyping and design veri cation. Using an emulator, designers can realize designs through a soft...
Wen-Jong Fang, Allen C.-H. Wu, Duan-Ping Chen
ICPADS
1994
IEEE
15 years 10 months ago
Stochastic Modeling of Scaled Parallel Programs
Testingthe performance scalabilityof parallelprograms can be a time consuming task, involving many performance runs for different computer configurations, processor numbers, and p...
Allen D. Malony, Vassilis Mertsiotakis, Andreas Qu...
ECCV
1992
Springer
15 years 10 months ago
Data and Model-Driven Selection using Color Regions
A key problem in model-based object recognition is selection, namely, the problem of determining which regions in the image are likely to come from a single object. In this paper w...
Tanveer Fathima Syeda-Mahmood
CODES
2009
IEEE
15 years 10 months ago
TotalProf: a fast and accurate retargetable source code profiler
Profilers play an important role in software/hardware design, optimization, and verification. Various approaches have been proposed to implement profilers. The most widespread app...
Lei Gao, Jia Huang, Jianjiang Ceng, Rainer Leupers...
MOBICOM
2000
ACM
15 years 10 months ago
A unified header compression framework for low-bandwidth links
Compressing protocol headers has traditionally been an attractive way of conserving bandwidth over low-speed links, including those in wireless systems. However, despite the growt...
Jeremy Lilley, Jason Yang, Hari Balakrishnan, Srin...