5762 search results - page 995 / 1153 » R-tree: A Hardware Implementation |
210
click to vote
VISUALIZATION
2003
IEEE
15 years 11 months ago
2003
IEEE
This paper presents a novel algorithm combining view-dependent rendering and conservative occlusion culling for interactive display of complex environments. A vertex hierarchy of ...
201
click to vote
DAC
2003
ACM
15 years 11 months ago
2003
ACM
We propose in this paper an extension on the Scan Chain Concealment technique to further reduce test time and volume requirement. The proposed methodology stems from the architect...
178
click to vote
ISLPED
2003
ACM
15 years 11 months ago
2003
ACM
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
146
click to vote
ISLPED
2003
ACM
15 years 11 months ago
2003
ACM
Modern superscalar processors implement precise interrupts by using the Reorder Buffer (ROB). In some microarchitectures , such as the Intel P6, the ROB also serves as a repositor...
166
click to vote
PPOPP
2003
ACM
15 years 11 months ago
2003
ACM
In programming high performance applications, shared address-space platforms are preferable for fine-grained computation, while distributed address-space platforms are more suita...