Sciweavers

5762 search results - page 985 / 1153
» R-tree: A Hardware Implementation
Sort
View
CAV
2004
Springer
108views Hardware» more  CAV 2004»
15 years 12 months ago
DPLL( T): Fast Decision Procedures
The logic of equality with uninterpreted functions (EUF) and its extensions have been widely applied to processor verification, by means of a large variety of progressively more s...
Harald Ganzinger, George Hagen, Robert Nieuwenhuis...
CAV
2004
Springer
123views Hardware» more  CAV 2004»
15 years 12 months ago
SAL 2
SAL 2 augments the specification language and explicit-state model checker of SAL 1 with high-performance symbolic and bounded model checkers, and with novel infinite bounded and...
Leonardo Mendonça de Moura, Sam Owre, Haral...
CAV
2004
Springer
202views Hardware» more  CAV 2004»
15 years 12 months ago
Statistical Model Checking of Black-Box Probabilistic Systems
Abstract. We propose a new statistical approach to analyzing stochastic systems against specifications given in a sublogic of continuous stochastic logic (CSL). Unlike past numeri...
Koushik Sen, Mahesh Viswanathan, Gul Agha
EUROPAR
2004
Springer
15 years 12 months ago
Designing Parallel Operating Systems via Parallel Programming
Abstract. Ever-increasing demand for computing capability is driving the construction of ever-larger computer clusters, soon to be reaching tens of thousands of processors. Many fu...
Eitan Frachtenberg, Kei Davis, Fabrizio Petrini, J...
FPGA
2004
ACM
158views FPGA» more  FPGA 2004»
15 years 12 months ago
A novel coarse-grain reconfigurable data-path for accelerating DSP kernels
In this paper, an efficient implementation of a high performance coarse-grain reconfigurable data-path on a mixed-granularity reconfigurable platform is presented. It consists of ...
Michalis D. Galanis, George Theodoridis, Spyros Tr...