Sciweavers

5762 search results - page 982 / 1153
» R-tree: A Hardware Implementation
Sort
View
ICANN
2005
Springer
16 years 2 days ago
A Real-Time, FPGA Based, Biologically Plausible Neural Network Processor
Abstract. A real-time, large scale, leaky-integrate-and-fire neural network processor realized using FPGA is presented. This has been designed, as part of a collaborative project,...
Martin J. Pearson, Ian Gilhespy, Kevin N. Gurney, ...
ICS
2005
Tsinghua U.
16 years 2 days ago
Multigrain parallel Delaunay Mesh generation: challenges and opportunities for multithreaded architectures
Given the importance of parallel mesh generation in large-scale scientific applications and the proliferation of multilevel SMTbased architectures, it is imperative to obtain ins...
Christos D. Antonopoulos, Xiaoning Ding, Andrey N....
ISMIR
2005
Springer
172views Music» more  ISMIR 2005»
16 years 2 days ago
Preservation Digitization of David Edelberg's Handel LP Collection: A Pilot Project
Although analogue phonograph recordings (LPs) have long shelf lives, there are many reasons for initiating research into proper procedures for their digital preservation. In order...
Catherine Lai, Beinan Li, Ichiro Fujinaga
LCPC
2005
Springer
16 years 1 days ago
Software Thread Level Speculation for the Java Language and Virtual Machine Environment
Thread level speculation (TLS) has shown great promise as a strategy for fine to medium grain automatic parallelisation, and in a hardware context techniques to ensure correct TLS...
Christopher J. F. Pickett, Clark Verbrugge
NOLISP
2005
Springer
16 years 1 days ago
A Simple, Quasi-linear, Discrete Model of Vocal Fold Dynamics
In current speech technology, linear prediction dominates. The linear vocal tract model is well justified biomechanically, and linear prediction is a simple and well understood si...
Max Little, Patrick McSharry, Irene Moroz, Stephen...