Sciweavers

5762 search results - page 980 / 1153
» R-tree: A Hardware Implementation
Sort
View
FATES
2005
Springer
16 years 3 days ago
Simulated Time for Testing Railway Interlockings with TTCN-3
Abstract. Railway control systems are timed and safety-critical. Testing these systems is a key issue. Prior to system testing, the software of a railway control system is tested s...
Stefan Blom, Natalia Ioustinova, Jaco van de Pol, ...
FPGA
2005
ACM
156views FPGA» more  FPGA 2005»
16 years 3 days ago
Design of programmable interconnect for sublithographic programmable logic arrays
Sublithographic Programmable Logic Arrays can be interconnected and restored using nanoscale wires. Building on a hybrid of bottom-up assembly techniques supported by conventional...
André DeHon
FPL
2005
Springer
97views Hardware» more  FPL 2005»
16 years 3 days ago
Safe PLD-based Programmable Controllers
In many industrial processes, an incorrect operation can lead to irreparable damage to people, equipment, or the environment. In order to reduce risks, the electronic control syst...
Jacobo Alvarez, Jorge Marcos, Santiago Fernandez
FPL
2005
Springer
114views Hardware» more  FPL 2005»
16 years 3 days ago
Measuring and Utilizing the Correlation Between Signal Connectivity and Signal Positioning for FPGAs Containing Multi-Bit Buildi
As the logic capacity of FPGA increases, there has been a corresponding increase in the variety of FPGA building blocks. From a mere collection of the conventional logic blocks, F...
Andy Gean Ye, Jonathan Rose
FPL
2005
Springer
149views Hardware» more  FPL 2005»
16 years 3 days ago
Heterogeneity Exploration for Multiple 2D Filter Designs
Many image processing applications require fast convolution of an image with a set of large 2D filters. Field - Programmable Gate Arrays (FPGAs) are often used to achieve this go...
Christos-Savvas Bouganis, Peter Y. K. Cheung, Geor...