Sciweavers

5762 search results - page 957 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISCAS
2007
IEEE
136views Hardware» more  ISCAS 2007»
16 years 27 days ago
Feed-Forward Pulse Width Modulation for High Line Regulation Buck or Boost Converters
—A novel feed-forward pulse width modulation (FF-PWM) technique is proposed for improving line regulation of buck or boost (BOB) converters. In order to provide a regulated suppl...
Huan-Jen Yang, Ke-Horng Chen, Yung-Pin Lee
ISCAS
2007
IEEE
84views Hardware» more  ISCAS 2007»
16 years 27 days ago
High Speed 1-bit Bypass Adder Design for Low Precision Additions
—In this paper, we propose a high speed adder which is adopted for our reconfigurable architecture called FleXilicon. To support sub-word parallelism, the FleXilicon architecture...
Jong-Suk Lee, Dong Sam Ha
ISCAS
2007
IEEE
125views Hardware» more  ISCAS 2007»
16 years 27 days ago
XML-driven Exploitation of Combined Scalability in Scalable H.264/AVC Bitstreams
— The heterogeneity in the contemporary multimedia environments requires a format-agnostic adaptation framework for the consumption of digital video content. Scalable bitstreams ...
Davy De Schrijver, Wesley De Neve, Koen De Wolf, P...
ISCAS
2007
IEEE
109views Hardware» more  ISCAS 2007»
16 years 27 days ago
Macroblock-level Reduced Resolution Video Coding Allowing Adaptive DCT Coefficients Selection
—Reduced Resolution Update (RRU) video coding provides a better compression performance than H.264/AVC does. It is implemented by encoding the predicted residuals after downsampl...
Qiang Hao, Xiangyang Ji, Qingming Huang, Debin Zha...
ISCAS
2007
IEEE
132views Hardware» more  ISCAS 2007»
16 years 27 days ago
On-Line Histogram Equalization for Flash ADC
— We present theory, design and measurement results for an on-line histogram equalization algorithm implemented on a 750MS/s 6b flash analog to digital converter in standard 0.3...
Yanyi Liu Wong, Marc H. Cohen, Pamela Abshire