Sciweavers

5762 search results - page 929 / 1153
» R-tree: A Hardware Implementation
Sort
View
DAC
2002
ACM
16 years 7 months ago
Design of a high-throughput low-power IS95 Viterbi decoder
The design of high-throughput large-state Viterbi decoders relies on the use of multiple arithmetic units. The global communication channels among these parallel processors often ...
Xun Liu, Marios C. Papaefthymiou
SPAA
2009
ACM
16 years 7 months ago
Towards transactional memory semantics for C++
Transactional memory (TM) eliminates many problems associated with lock-based synchronization. Over recent years, much progress has been made in software and hardware implementati...
Tatiana Shpeisman, Ali-Reza Adl-Tabatabai, Robert ...
CAV
2009
Springer
215views Hardware» more  CAV 2009»
16 years 7 months ago
Homer: A Higher-Order Observational Equivalence Model checkER
We present HOMER, an observational-equivalence model checker for the 3rd-order fragment of Idealized Algol (IA) augmented with iteration. It works by first translating terms of the...
David Hopkins, C.-H. Luke Ong
PLDI
2009
ACM
16 years 1 months ago
Error propagation analysis for file systems
Unchecked errors are especially pernicious in operating system file management code. Transient or permanent hardware failures are inevitable, and error-management bugs at the fi...
Cindy Rubio-González, Haryadi S. Gunawi, Be...
VEE
2009
ACM
613views Virtualization» more  VEE 2009»
16 years 1 months ago
BitVisor: a thin hypervisor for enforcing i/o device security
Virtual machine monitors (VMMs), including hypervisors, are a popular platform for implementing various security functionalities. However, traditional VMMs require numerous compon...
Takahiro Shinagawa, Hideki Eiraku, Kouichi Tanimot...