5762 search results - page 920 / 1153 » R-tree: A Hardware Implementation |
182
click to vote
ISCA
2003
IEEE
15 years 12 months ago
2003
IEEE
Meeting deadlines is a key requirement in safe realtime systems. Worst-case execution times (WCET) of tasks are needed for safe planning. Contemporary worst-case timing analysis t...
151
click to vote
ISCA
2003
IEEE
15 years 12 months ago
2003
IEEE
Many future shared-memory multiprocessor servers will both target commercial workloads and use highly-integrated “glueless” designs. Implementing low-latency cache coherence i...
183
click to vote
IWSOC
2003
IEEE
15 years 12 months ago
2003
IEEE
: - A filter cache is proposed at a higher level than the L1 (main) cache in the memory hierarchy and is much smaller. The typical size of filter cache is of the order of 512 Bytes...
151
click to vote
SBACPAD
2003
IEEE
15 years 12 months ago
2003
IEEE
Comparison of the DNA sequences and genes of two genomes can be useful to investigate the common functionalities of the corresponding organisms and get a better understanding of h...
215
click to vote
SBACPAD
2003
IEEE
15 years 12 months ago
2003
IEEE
This paper discusses the implementation of a numerical algorithm for simulating incompressible fluid flows based on the finite difference method and designed for parallel compu...