5762 search results - page 917 / 1153 » R-tree: A Hardware Implementation |
159
click to vote
SIGCOMM
2009
ACM
16 years 1 months ago
2009
ACM
New protocols for the data link and network layer are being proposed to address limitations of current protocols in terms of scalability, security, and manageability. High-speed r...
180
click to vote
RTCSA
2008
IEEE
16 years 1 months ago
2008
IEEE
—The convergence of application domains in new systems-on-chip (SoC) results in systems with many applications with a mix of soft and hard real-time requirements. To reduce cost,...
158
click to vote
IEEEPACT
2007
IEEE
16 years 29 days ago
2007
IEEE
Transactional Memory (TM) simplifies parallel programming by supporting atomic and isolated execution of user-identified tasks. To date, TM programming has required the use of l...
168
click to vote
ISCA
2007
IEEE
16 years 29 days ago
2007
IEEE
Store misses cause significant delays in shared-memory multiprocessors because of limited store buffering and ordering constraints required for proper synchronization. Today, prog...
150
click to vote
MICRO
2007
IEEE
16 years 28 days ago
2007
IEEE
Snoopy cache coherence can be implemented in any physical network topology by embedding a logical unidirectional ring in the network. Control messages are forwarded using the ring...