Sciweavers

5762 search results - page 903 / 1153
» R-tree: A Hardware Implementation
Sort
View
FTCS
1998
79views more  FTCS 1998»
15 years 8 months ago
Proving Correctness of a Controller Algorithm for the RAID Level 5 System
Most RAID controllers implemented in industry are complicated and di cult to reason about. This complexity has led to software and hardware systems that are di cult to debug and h...
Mandana Vaziri, Nancy A. Lynch, Jeannette M. Wing
HPN
1992
15 years 7 months ago
A Host Interface Architecture for High-Speed Networks
This paper describes a new host interface architecture for high-speed networks operating at 800 of Mbit/second or higher rates. The architecture is targeted to achieve several 100...
Peter Steenkiste, Brian Zill, H. T. Kung, Steven S...
CIIA
2009
15 years 7 months ago
Physical Synthesis for CPLD Architectures
In this paper, we present a new synthesis feature namely, "Xor matching", and the foldback product term synthesis for Complex Programmable Logic Devices (CPLD) architectu...
Sid-Ahmed Senouci
IJHPCA
2008
75views more  IJHPCA 2008»
15 years 6 months ago
Towards Ultra-High Resolution Models of Climate and Weather
We present a speculative extrapolation of the performance aspects of an atmospheric general circulation model to ultra-high resolution and describe alternative technological paths...
Michael F. Wehner, Leonid Oliker, John Shalf
CGA
2007
15 years 6 months ago
Interactive Illustrative Rendering on Mobile Devices
Illustrative rendering is a widely used visualization technique to display conceptual information, describe problems and give insight to solve them efficiently in science, engine...
Jingshu Huang, Brian Bue, Avin Pattath, David S. E...