Sciweavers

5762 search results - page 882 / 1153
» R-tree: A Hardware Implementation
Sort
View
INFOCOM
2007
IEEE
16 years 1 months ago
An Open and Scalable Emulation Infrastructure for Large-Scale Real-Time Network Simulations
— We present a software infrastructure that embeds physical hosts in a simulated network. Aiming to create a largescale real-time virtual network testbed, our real-time interacti...
Jason Liu, Scott Mann, Nathanael Van Vorst, Keith ...
ISCAS
2007
IEEE
129views Hardware» more  ISCAS 2007»
16 years 1 months ago
ECC Processor with Low Die Size for RFID Applications
Abstract— This paper presents the design of a special purpose processor with Elliptic Curve Digital Signature Algorithm (ECDSA) functionality. This digital signature generation d...
Franz Fürbass, Johannes Wolkerstorfer
ISCAS
2007
IEEE
149views Hardware» more  ISCAS 2007»
16 years 1 months ago
Compact, Low Power Wireless Sensor Network System for Line Crossing Recognition
— Many application-specific wireless sensor network (WSN) systems require small size and low power features due to their limited resources, and their use in distributed, wireles...
Chung-Ching Shen, Roni Kupershtok, Bo Yang, Felice...
ISCAS
2007
IEEE
96views Hardware» more  ISCAS 2007»
16 years 1 months ago
Novel High-Speed Redundant Binary to Binary converter using Prefix Networks
— Fast addition and multiplication are of paramount importance in many arithmetic circuits and processors. The use of redundant number system for efficient implementation of thes...
Sreehari Veeramachaneni, Kirthi M. Krishna, Lingam...
MSS
2007
IEEE
83views Hardware» more  MSS 2007»
16 years 1 months ago
The RAM Enhanced Disk Cache Project (REDCAP)
This paper presents the RAM Enhanced Disk Cache Project, REDCAP, a new cache of disk blocks which reduces the read I/O time by using a small portion of the main memory. The essent...
Pilar Gonzalez-Ferez, Juan Piernas, Toni Cortes