Sciweavers

5762 search results - page 880 / 1153
» R-tree: A Hardware Implementation
Sort
View
IPPS
2008
IEEE
16 years 1 months ago
Build to order linear algebra kernels
—The performance bottleneck for many scientific applications is the cost of memory access inside linear algebra kernels. Tuning such kernels for memory efficiency is a complex ...
Jeremy G. Siek, Ian Karlin, Elizabeth R. Jessup
SCAM
2008
IEEE
16 years 1 months ago
Some Assembly Required - Program Analysis of Embedded System Code
Programming embedded system software typically involves more than one programming language. Normally, a high-level language such as C/C++ is used for application oriented tasks an...
Ansgar Fehnker, Ralf Huuck, Felix Rauch, Sean Seef...
VTC
2008
IEEE
129views Communications» more  VTC 2008»
16 years 1 months ago
On Parallelizing the CryptMT Stream Cipher
Abstract—Fast stream ciphers are used extensively for encrypted data transmission in mobile networks and over multigigabit links. CryptMT, a recently proposed stream cipher, is o...
Deian Stefan, David B. Nummey, Jared Harwayne-Gida...
ACNS
2008
Springer
103views Cryptology» more  ACNS 2008»
16 years 1 months ago
A Very Compact "Perfectly Masked" S-Box for AES
Implementations of the Advanced Encryption Standard (AES), including hardware applications with limited resources (e.g., smart cards), may be vulnerable to “side-channel attacks...
D. Canright, Lejla Batina
CODES
2007
IEEE
16 years 1 months ago
Performance and resource optimization of NoC router architecture for master and slave IP cores
System-on-Chip architectures incorporate several IP cores with well defined master and slave characteristics in terms of on-chip communication. The paper presents a parameterized ...
Glenn Leary, Krishna Mehta, Karam S. Chatha