Sciweavers

5762 search results - page 832 / 1153
» R-tree: A Hardware Implementation
Sort
View
VRST
2005
ACM
16 years 10 days ago
Real time tracking of high speed movements in the context of a table tennis application
In this paper we summarize the experiences we made with the implementation of a table tennis application. After describing the hardware necessities of our system we give insight i...
Stephan Rusdorf, Guido Brunnett
CAV
2005
Springer
133views Hardware» more  CAV 2005»
16 years 10 days ago
On Statistical Model Checking of Stochastic Systems
Statistical methods to model check stochastic systems have been, thus far, developed only for a sublogic of continuous stochastic logic (CSL) that does not have steady state operat...
Koushik Sen, Mahesh Viswanathan, Gul Agha
ECMDAFA
2005
Springer
83views Hardware» more  ECMDAFA 2005»
16 years 10 days ago
Synchronizing Cardinality-Based Feature Models and Their Specializations
Abstract. A software product line comprises a set of products implementing different configurations of features. The set of valid feature configurations within a product line ca...
Chang Hwan Peter Kim, Krzysztof Czarnecki
161
Voted
FPGA
2005
ACM
121views FPGA» more  FPGA 2005»
16 years 10 days ago
Floating-point sparse matrix-vector multiply for FPGAs
Large, high density FPGAs with high local distributed memory bandwidth surpass the peak floating-point performance of high-end, general-purpose processors. Microprocessors do not...
Michael DeLorimier, André DeHon
FPL
2005
Springer
96views Hardware» more  FPL 2005»
16 years 10 days ago
FPGA PLB Evaluation using Quantified Boolean Satisfiability
This paper describes a novel Field Programmable Gate Array (FPGA) logic synthesis technique which determines if a logic function can be implemented in a given programmable circuit...
Andrew C. Ling, Deshanand P. Singh, Stephen Dean B...