Sciweavers

5762 search results - page 819 / 1153
» R-tree: A Hardware Implementation
Sort
View
AHS
2006
IEEE
152views Hardware» more  AHS 2006»
16 years 27 days ago
Architecture of a Dynamically Reconfigurable NoC for Adaptive Reconfigurable MPSoC
This paper describes the architecture of our dynamically reconfigurable Network-on-Chip (NoC) architecture that has been proposed for reconfigurable Multiprocessor system-on-chip ...
Balal Ahmad, Ahmet T. Erdogan, Sami Khawam
ASAP
2006
IEEE
109views Hardware» more  ASAP 2006»
16 years 27 days ago
Describing Quantum Circuits with Systolic Arrays
In the simulation of quantum circuits the matrices and vectors used to represent unitary operations and qubit states grow exponentially as the number of qubits increase. For insta...
Aasavari Bhave, Eurípides Montagne, Edgar G...
CRV
2006
IEEE
155views Robotics» more  CRV 2006»
16 years 26 days ago
Collaborative Multi-Camera Surveillance with Automated Person Detection
This paper presents the groundwork for a distributed network of collaborating, intelligent surveillance cameras, implemented with low-cost embedded microprocessor camera modules. ...
Trevor Ahmedali, James J. Clark
HICSS
2006
IEEE
122views Biometrics» more  HICSS 2006»
16 years 26 days ago
Monitoring of Power System Topology in Real-Time
Power system topology is defined by the connectivity among power system components such as generators, power transformers, transmission lines, loads, etc. The knowledge about topo...
Mladen Kezunovic
ICPP
2006
IEEE
16 years 26 days ago
Vector Lane Threading
Multi-lane vector processors achieve excellent computational throughput for programs with high data-level parallelism (DLP). However, application phases without significant DLP ar...
Suzanne Rivoire, Rebecca Schultz, Tomofumi Okuda, ...