Sciweavers

5762 search results - page 809 / 1153
» R-tree: A Hardware Implementation
Sort
View
FCCM
2008
IEEE
118views VLSI» more  FCCM 2008»
16 years 1 months ago
A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture
We propose a new powerful scalable generic parallel and modular architecture well suited to LDPC code decoding. This architecture template has been instantiated in the case of the...
François Charot, Christophe Wolinski, Nicol...
GLOBECOM
2008
IEEE
16 years 1 months ago
Secure Context Switch for Private Computing on Public Platforms
— Private Computing on Public Platforms (PCPP) is a new technology designed to enable secure and private execution of applications on remote, potentially hostile, public platform...
Thomas H. Morris, V. S. S. Nair
GLOBECOM
2008
IEEE
16 years 1 months ago
Lowering LDPC Error Floors by Postprocessing
−A class of combinatorial structures, called absorbing sets, strongly influences the performance of low-density paritycheck (LDPC) decoders at low error rates. Past experiments h...
Zhengya Zhang, Lara Dolecek, Borivoje Nikolic, Ven...
ICCCN
2008
IEEE
16 years 1 months ago
Instrumentation and Analysis of MPI Queue Times on the SeaStar High-Performance Network
—Understanding the communication behavior and network resource usage of parallel applications is critical to achieving high performance and scalability on systems with tens of th...
Ron Brightwell, Kevin T. Pedretti, Kurt B. Ferreir...
ICPR
2008
IEEE
16 years 1 months ago
Static text region detection in video sequences using color and orientation consistencies
Motion compensated error of the static text in the frame rate conversion (FRC) is most annoying artifact because people cannot read it. In this paper, we present a novel static te...
Daehyun Kim, Kwanghoon Sohn