Sciweavers

5762 search results - page 795 / 1153
» R-tree: A Hardware Implementation
Sort
View
MICRO
2008
IEEE
72views Hardware» more  MICRO 2008»
16 years 1 months ago
Low-power, high-performance analog neural branch prediction
Shrinking transistor sizes and a trend toward low-power processors have caused increased leakage, high per-device variation and a larger number of hard and soft errors. Maintainin...
Renée St. Amant, Daniel A. Jiménez, ...
FCCM
2006
IEEE
133views VLSI» more  FCCM 2006»
16 years 28 days ago
A Scalable FPGA-based Multiprocessor
It has been shown that a small number of FPGAs can significantly accelerate certain computing tasks by up to two or three orders of magnitude. However, particularly intensive lar...
Arun Patel, Christopher A. Madill, Manuel Salda&nt...
ASPLOS
2006
ACM
16 years 26 days ago
AVIO: detecting atomicity violations via access interleaving invariants
Concurrency bugs are among the most difficult to test and diagnose of all software bugs. The multicore technology trend worsens this problem. Most previous concurrency bug detect...
Shan Lu, Joseph Tucek, Feng Qin, Yuanyuan Zhou
VEE
2005
ACM
119views Virtualization» more  VEE 2005»
16 years 13 days ago
A programmable microkernel for real-time systems
We present a new software system architecture for the implementation of hard real-time applications. The core of the system is a microkernel whose reactivity (interrupt handling a...
Christoph M. Kirsch, Marco A. A. Sanvido, Thomas A...
EGH
2004
Springer
16 years 8 days ago
Hardware-based simulation and collision detection for large particle systems
Particle systems have long been recognized as an essential building block for detail-rich and lively visual environments. Current implementations can handle up to 10,000 particles...
Andreas Kolb, Lutz Latta, Christof Rezk-Salama