5762 search results - page 770 / 1153 » R-tree: A Hardware Implementation |
175
click to vote
ISCA
1994
IEEE
15 years 11 months ago
1994
IEEE
In the near future, semiconductor technology will allow the integration of multiple processors on a chip or multichipmodule (MCM). In this paper we investigate the architecture an...
179
click to vote
ISCAS
1994
IEEE
15 years 11 months ago
1994
IEEE
This paper presents a new sequential decoding algorithm based on dynamic searching strategy to improve decoding efficiency. The searching strategy is to exploit both sorting and p...
202
click to vote
ITC
1994
IEEE
15 years 11 months ago
1994
IEEE
Previous approaches to designing random pattern testable circuits use post-synthesis test point insertion to eliminate random pattern resistant (r.p.r.) faults. The approach taken...
189
click to vote
ASPLOS
1992
ACM
15 years 11 months ago
1992
ACM
The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that spec...
228
click to vote
SIGMETRICS
1992
ACM
15 years 11 months ago
1992
ACM
The CLOCK algorithm is a popular buffer replacement algorithm becauseof its simplicity and its ability to approximate the performance of the Least Recently Used (LRU) replacement ...